Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture
نویسندگان
چکیده
منابع مشابه
Coarse Grained Reconfigurable Architecture
This paper examines the challenges of mapping applications on to a Coarsegrained reconfigurable architecture (CGRA). Through crowd sourcing through a simple game and using the movement data from successful players the research project plans to produce better mappings, or improve existing algorithms through common patterns by the most successful players. This paper also examines the case studies...
متن کاملArchitecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array
Reconfigurable architectures provide power efficiency, flexibility and high performance for next generation embedded multimedia devices. ADRES, the IMEC Coarse-Grained Reconfigurable Array architecture and its compiler DRESC enable the design of reconfigurable 2D array processors with arbitrary functional units, register file organizations and interconnection topologies. This creates an enormou...
متن کاملCoarse-Grained Reconfigurable Array Architectures
Coarse-Grained Reconfigurable Array (CGRA) architectures accelerate the same inner loops that benefit from the high ILP support in VLIW architectures. By executing non-loop code on other cores, however, CGRAs can focus on such loops to execute them more efficiently. This chapter discusses the basic principles of CGRAs, and the wide range of design options available to a CGRA designer, covering ...
متن کاملCoarse-Grained Reconfigurable Array: Architecture and Application Mapping
Coarse-grained reconfigurable arrays, or CGRAs in short, have drawn increasing attention recently due to their performance and flexibility. They provide flexibility through reconfiguration, which is not attained with fixed harware such as traditional ASICs. They also provide performance through highly parallel architecture, which is hardly achieved with basically sequential software running on ...
متن کاملA Self-optimising Simulator for a Coarse-grained Reconfigurable Array
This paper describes the implementation and testing of a highspeed simulator for a reconfigurable processor architecture named MCGREP. The architecture is based on a coarse-grained array of small processors controlled by reconfigurable microcode. A high-speed simulator is needed to allow complex experiments to be carried out on MCGREP, involving large applications and time-consuming computation...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Science China Information Sciences
سال: 2014
ISSN: 1674-733X,1869-1919
DOI: 10.1007/s11432-013-4973-8